Refer to Figure 4. What occurs at point 'X' on the timing diagram?
A.
The outputs will all go LOW.
B.
B) All inputs and outputs will be reset to LOW.
C.
The inputs will be disabled.
D.
Only the CLK will be disabled during this time, preventing any transfer of data between inputs and outputs.